


# [www.sp860.com](http://www.sp860.com) 00:453100829 **Foxconn Precision Co. Inc.** **MCP73M03 Schematic**


**Fab.B**


**Data: 2007/08/23**

## Page Index


|                               |                                 |
|-------------------------------|---------------------------------|
| 01. Index Page                | 25. DDR2 Channel A Termination  |
| 02. Topology                  | 26. PCI Express x16 Gfx Slot    |
| 03. Rest Map                  | 27. PCI Express x1 Slot         |
| 04. Clock Distribution        | 28. PCI Slot                    |
| 05. Power Delivery Map        | 29. Super I/O IT8718F           |
| 06. Power Sequence            | 30. KB/MS/IDE                   |
| 07. Voltage Regulator Down 11 | 31. Power/MISC Connectors/PANEL |
| 08. ACPI - 1                  | 32. Serial FLASH/HDA/PIDE       |
| 09. ACPI - 2                  | 33. HDA Codec ALC888S           |
| 10. LGA775 - 1                | 34. RTL8201CL/RTL8211BL         |
| 11. LGA775 - 2                | 35. LAN/USB Connectors          |
| 12. LGA775 - 2(switch)        | 36. 1394_Agere322-7             |
| 13. MCP73(O/D) -CPU           | 37. 1394/USB Connectors         |
| 14. MCP73(O/D) -PCIe/VGA/HDMI | 38. Front USB Connectors        |
| 15. MCP73(O/D) -MEM           | 39. CPU/System Fan              |
| 16. MCP73(O/D) -PCI/LOC/CLK   | 40. GPIO / IRQ / IDSEL Map      |
| 17. MCP73(O/D) -SATAII/IDE    | 41. Jumper Setting/Option Table |
| 18. MCP73(O/D) -MII/USB       | 42. Modify List                 |
| 19. MCP73(O/D) -ACPI          |                                 |
| 20. MCP73(O/D) -Dual Power    |                                 |
| 21. MCP73(O/D) -Core Power    |                                 |
| 22. MCP73(O/D) -GND           |                                 |
| 23. VGA/DVI Connector         |                                 |
| 24. DDR2 Channel A DIMM1, 2   |                                 |













## G3-tO-S0 Power Sequence




## S3/S4/S5 to S0 Resume Sequence







Power Planes in Red MCP73 output signals in Blue Motherboard generated signals in Purple

Power Planes in Red MCP73 output signals in Blue Motherboard generated signals in Purple



## 1.8V Voltage





## DDR\_VTT






FOXCONN®

FOXCONN PCEG

|      |                          |         |         |
|------|--------------------------|---------|---------|
| File | ACPI-1                   | Rev     | B       |
| Size | Document Number          | MCP73MC |         |
| Date | Tuesday, August 28, 2007 | Sheet   | 8 of 42 |









15 mils width  
7 mils spacing to low speed signals  
14mils spacing to high speed signals  
max. 1200mils


|              |          |          |
|--------------|----------|----------|
|              | VRD10.1  | VRD11    |
| H_VID_SELECT | GND      | HIGH     |
| H_CPUBOOT    | FLOATING | GND      |
| H_MSID0      | GND      | FLOATING |

www.sp860.com

QQ: 453100829




| OV0 | OV1 | Ratio set |
|-----|-----|-----------|
| 1   | 1   | 0.67      |
| 1   | 0   | 0.65      |
| 0   | 1   | 0.63      |
| 0   | 0   | 0.615     |






|           |                          |                |
|-----------|--------------------------|----------------|
| Title     |                          |                |
| LGA775 -2 |                          |                |
| Size      | Document Number          | Rev            |
| A3        | MCP73MC                  | B              |
| Date:     | Tuesday, August 28, 2007 | Sheet 12 of 42 |

vinafix.com







|            |                            |       |          |
|------------|----------------------------|-------|----------|
| Title      |                            |       |          |
| Index Page |                            |       |          |
| Size       | Document Number            | Rev   |          |
| Custom     | MCP73MC                    | B     |          |
| Date:      | Wednesday, August 29, 2007 | Sheet | 13 of 42 |










**FOXCONN®**

**FOXCONN PCEG**

|       |                          |                 |            |
|-------|--------------------------|-----------------|------------|
| Title |                          |                 | Index Page |
| Size  | Custom                   | Document Number | MCP73MC    |
| Date: | Tuesday, August 28, 2007 | Sheet           | 17 of 42   |





MCP73 SPI CLK STRAP

SPL\_DO=SPL\_CLK

00 = 31MHZ

01 = 42MHZ


\*10 = 25MHZ

11 = 1MHZ

\*DEFAULT

**Clear CMOS**


|          |                      |
|----------|----------------------|
| CLR_CMOS | CMOS                 |
| Clear    | (1-2)                |
| Normal   | (2-3) <b>Default</b> |





FOXCONN PCEG

|        |                          |         |            |
|--------|--------------------------|---------|------------|
| Title  |                          |         | Index Page |
| Size   | Document Number          | MCP73MC |            |
| Custom |                          |         | Rev B      |
| Date:  | Tuesday, August 28, 2007 | Sheet   | 20 of 42   |











**FOXCONN®****FOXCONN PCEG**


| Title      |                          |       |          |
|------------|--------------------------|-------|----------|
| Index Page |                          |       |          |
| Size       | Document Number          | Rev   |          |
| Custom     | MCP73MC                  | B     |          |
| Date:      | Tuesday, August 28, 2007 | Sheet | 22 of 42 |










Channel A VTT\_0.9V Mid Range decoupling caps.  
Placed in termination Island



Channel A VTT\_0.9V high-frequency decoupling caps.  
Place as close to termination resistors as possible
















28038211-D20-4P

FOXCONN®

FOXCONN PCEG

|                          |                          |                |
|--------------------------|--------------------------|----------------|
| File                     |                          |                |
| PCI Express x16 Gfx Slot |                          |                |
| Size                     | Document Number          | Rev            |
| C                        | MCP73MC                  | B              |
| Date:                    | Tuesday, August 28, 2007 | Sheet 26 of 42 |





**FOXCONN**

FOXCONN PCEG

Title: PCI Slot

Size: C

















Document Number: MCP73MC

Date: Tuesday, August 28, 2007

Sheet: 28 of 42




Rev: B





**Power On Strapping Options**

| Symbol              | value        | Description  |
|---------------------|--------------|--|
| DTR1#JP1 (pin 121)  | Flashseg1_EN | 1 Disable  |
| RTS1#JP2 (pin 122)  | VID_SEL      | 0 Flash I/F Address Segment1 is enable   |
| SOUT1#JP3 (pin 124) | CHIP_SEL     | 1 Disable VIDOUT pins(except VID06 & VID07)  |
| DTR2#JP4 (pin 1)    | BUF_SEL      | 0 Enable VIDOUT pins   |
| RTS2#JP5 (pin 2)    | FAN_CTL_SEL  | 1 The output buffers of PCIRST1#, PCIRST2#, PCIRST3#, and PCIRST4# are enhanced open-drain. It will drive high about 10-20ns when the signal transits from low to high, and then Hi-Z. |
| SOUT2#JP6 (pin 5)   | VID_ISEL     | 0 The output buffers are push-pull.  |
|                     |              | 1 The default of EC index 15h/16h/17h is 00h 100%  |
|                     |              | 0 The default of EC index 15h/16h/17h is 40h 50%   |
|                     |              | 1 The threshold voltage of VID is 2.0/0.8V   |
|                     |              | 0 The threshold voltage of VID is 0.4/0.8V   |








**FOXCONN PCEG**


**Super I/O IT8718F**


**MCP73MC**

File: Tuesday, August 28, 2007 Sheet 29 of 42









www.sp860.com QQ: 453100829

**Audio Jack**

C CEN/LFE F LINE IN  
B SURR OUT E LINE OUT  
A SIDE SURR OUT D MIC IN


**FOXCONN**  
FOXCONN PCEG


|       |                          |         |          |
|-------|--------------------------|---------|----------|
| File  | HDA Codec ALC888         |         |          |
| Size  | Document Number          | MCP73MC |          |
| Date: | Tuesday, August 28, 2007 | Sheet   | 33 of 42 |

12V to 5V Power Regulator


All JD resistors should be placed near CODEC

vinafix.com









## 8/13










ACTIVE LED  
GREEN = LINK UP  
BLINKING = TX/RX ACTIVITY











**FOXCONN**

FOXCONN PCEG

|       |                          |       |          |
|-------|--------------------------|-------|----------|
| File  | Front USB Connector      | Rev   | B        |
| Size  | Document Number          |       |          |
| C     | MCP73MC                  |       |          |
| Date: | Tuesday, August 28, 2007 | Sheet | 38 of 42 |

# CPU FAN

4-pin FAN Header Definition

pin1. GND  
pin2. +12V  
pin3. Sense  
pin4. Control

Peak fan current draw: 1.5A

Average fan current draw: 1.1A





Fan start-up current draw: 2.2A

Fan start-up current draw maximum duration: 1.0 second

Fan header voltage: 12V +/- 10%

www.sp860.com

QQ: 453100829



# MCP73 GPIO Summary

## MCP73 GPIO Use

| Offset | Pin Name       | Alternate Func | Default     | MODE | Drive Tol.   |
|--------|----------------|----------------|-------------|------|--------------|
| C0h    | GPIO1          | GPIO1          | Normal      | 8h   | +3.3V_DUAL   |
| C1h    | GPIO2          | GPIO2          | GPIO Input  | 0h   | +3.3V_DUAL** |
| C2h    | GPIO3          | GPIO3          | GPIO Input  | 0h   | +3.3V_DUAL** |
| C3h    | GPIO4          | GPIO4          | GPIO Input  | 0h   | +3.3V_DUAL   |
| C4h    | GPIO5          | GPIO5          | GPIO Input  | 0h   | +3.3V_DUAL** |
| C5h    | GPIO6          | GPIO6          | GPIO Input  | 0h   | +3.3V_DUAL   |
| C6h    | GPIO7          | GPIO7          | GPIO Input  | 0h   | +3.3V_DUAL   |
| C7h    | GPIO8          | GPIO8          | Normal      | 8h   | +3.3V_DUAL   |
| C8h    | GPIO9          | GPIO9          | Normal      | 8h   | +3.3V_DUAL   |
| C9h    | GPIO10         | GPIO10         | Normal      | 8h   | +3.3V_DUAL   |
| CAh    | GPIO11         | GPIO11         | Normal      | 8h   | +3.3V_DUAL   |
| CBh    | GPIO12         | GPIO12         | GPIO Input  | 0h   | +3.3V        |
| CCh    | GPIO13         | GPIO13         | Normal      | 8h   | +3.3V        |
| CDh    | GPIO14         | GPIO14         | Normal      | 8h   | +3.3V        |
| CEh    | GPIO15         | GPIO15         | Normal      | 8h   | +3.3V        |
| CFh    | PEX4_CLKREQ    | GPIO16         | Normal      | 8h   | +3.3V        |
| D0h    | PEX5_CLKREQ    | GPIO17         | Normal      | 8h   | +3.3V        |
| D1h    | PEX6_CLKREQ    | GPIO18         | Normal      | 8h   | +3.3V        |
| D2h    | LPC_DRQ1       | GPIO19         | GPIO Input  | 0h   | +3.3V        |
| D3h    | PROCHOT        | GPIO20         | Normal      | 8h   | +3.3V_DUAL** |
| D4h    | PE_WAKE        | GPIO21         | Normal      | 8h   | +3.3V_DUAL   |
| D5h    | AC_SDAT0       |                | Normal      | 8h   | +3.3V_DUAL   |
| D6h    | AC_SDAT1       |                | Normal      | 8h   | +3.3V_DUAL   |
| D7h    | AC_SDAT2       | GPIO24         | Normal      | 8h   | +3.3V_DUAL   |
| D8h    | USB_OC0        | GPIO25         | Normal      | 8h   | +3.3V_DUAL   |
| D9h    | USB_OC1        | GPIO26         | Normal      | 8h   | +3.3V_DUAL   |
| DAh    | USB_OC2        | GPIO27         | Normal      | 8h   | +3.3V_DUAL   |
| DBh    | USB_OC3        | GPIO28         | Normal      | 8h   | +3.3V_DUAL   |
| DCh    | USB_OC4        | GPIO29         | Normal      | 8h   | +3.3V_DUAL   |
| DDh    | PCI_PME        | GPIO30         | Normal      | 8h   | +3.3V_DUAL   |
| DEh    | SIO_PME        | GPIO31         | Normal      | 8h   | +3.3V_DUAL   |
| DFh    | EXTSMI         | GPIO32         | Normal      | 8h   | +3.3V_DUAL** |
| E0h    | RI             | GPIO33         | Normal      | 8h   | +3.3V_DUAL   |
| E1h    | SUS_CLK        | GPIO34         | Normal      | 8h   | +3.3V_DUAL   |
| E2h    | MII0_INTR      | GPIO35         | Normal      | 8h   | +3.3V_DUAL   |
| E3h    | MII0_RXER      | GPIO36         | Normal      | 8h   | +3.3V_DUAL   |
| E4h    | MII0_PHY_PWRDN | GPIO37         | Normal      | 8h   | +3.3V_DUAL   |
| E5h    | PCI_REQ3       | GPIO38         | GPIO Input  | 0h   | +5.0V        |
| E6h    | PCI_GNT3       | GPIO39         | GPIO Output | 0h   | +5.0V        |
| E7h    | PCI_REQ2       | GPIO40         | GPIO Input  | 0h   | +5.0V        |
| E8h    | PCI_GNT2       | GPIO41         | GPIO Output | 0h   | +5.0V        |
| E9h    | PCI_CLKRUN     | GPIO42         | Normal      | 8h   | +5.0V        |
| EAh    | PCI_PERR       | GPIO43         | GPIO Input  | 0h   | +5.0V        |
| EBh    | AC_SYNC        | GPIO44         | Normal      | 8h   | +3.3V        |
| EC     | AC_SDAT0_OUT   | GPIO45         | Normal      | 8h   | +3.3V        |
| EDh    | AC_DOCK_RST_L  | GPIO46         | Normal      | 8h   | +3.3V_DUAL   |
| EEh    | THERM_SID1     | GPIO47         | Normal      | 8h   | +3.3V_DUAL** |
| EFh    | THERM_SID      | GPIO48         | Normal      | 8h   | +3.3V_DUAL** |
| FOh    | THERM_SID      | GPIO49         | Normal      | 8h   | +3.3V_DUAL** |
| F1h    | LPC_DRQ0       | GPIO50         | Normal      | 8h   | +3.3V        |
| F2h    | AC_DOCK_EN_L   | GPIO51         | Normal      | 8h   | +3.3V_DUAL   |
| F3h    | PCI_REQ4       | GPIO52         | GPIO Input  | 0h   | +5.0V        |
| F4h    | PCI_GNT4       | GPIO53         | GPIO Output | 0h   | +5.0V        |
| F5h    | LPC_PD         | GPIO54         | Normal      | 8h   | +3.3V        |
| F6h    | A20GATE        | GPIO55         | Normal      | 8h   | +3.3V        |
| F7h    | KBRDSTIN       | GPIO56         | Normal      | 8h   | +3.3V        |
| F8h    | SATA_LED       | GPIO57         | Normal      | 8h   | +3.3V        |
| F9h    | THERMTRIP      | GPIO58         | Normal      | 8h   | +3.3V_DUAL** |
| FAh    | THERM          | GPIO59         | Normal      | 8h   | +3.3V        |
| FBh    | FANRPM         | GPIO60         | Normal      | 8h   | +3.3V        |
| FC     | FANCTL0        | GPIO61         | Normal      | 8h   | +3.3V        |
| FDh    | FANCTL1        | GPIO62         | Normal      | 8h   | +3.3V        |
| FEh    | CABLE_DET_P    | GPIO63         | Normal      | 8h   | +5.0V        |
| FFh    | SMB_ALERT      | GPIO64         | Normal      | 8h   | +3.3V_DUAL   |

Note.

\*\* - These pins are powered by the 3.3V\_DUAL rail, but they will not operate correctly when the system is in low power system states when PWRGD is not asserted (S3-S5). Use other 3.3V\_DUAL powered pins without \*\* for low power state operation. These pins will work as expected during states where PWRGD is asserted (S0, S1).

| Pin Name | Function      |
|----------|---------------|
| GPIO6    | STR_LED       |
| GPIO7    | FP_AUD_DETECT |
| GPIO23   | WP_EN         |

## I/O ITE8718F/G GPIO Use

| Pin Name | Function      |
|----------|---------------|
| GP16     | CPU_GREF0_OV0 |
| GP17     | CPU_GREF0_OV1 |
| GP63     | CPU_GREF1_OV0 |
| GP64     | CPU_GREF1_OV1 |
| GP20     | DDR_OV0       |
| GP21     | DDR_OV1       |
| GP22     | FDD_Detect    |
| GP26     | Ext_SMI       |
| GP40     | 3VBSBWJ       |

# PCI Routing Summary

|           | PCI1 | 1394 |
|-----------|------|------|
| INTWJ     | Y    | Z    |
| INTXJ     | Z    |      |
| INTYJ     | W    |      |
| INTZJ     | X    |      |
| REG#/GNT# | 0    | 1    |
| IDSEL     | 22   | 23   |

## Jumper Setting Summary

|          |   |
|----------|---|
| CLR_CMOS | <b>Clear CMOS</b><br>1-2 : Clear CMOS<br>2-3 : Normal (Default)     |
| PSWD     | <b>Clear Password</b><br>1-2 : Clear PSWD<br>2-3 : Normal (Default) |

## Strapping Pins

| Signal Name                                      | Strapped Value  | Description  |
|--|---|--|
| SPKR   | (default)<br>0 = User Mode Boot Init table<br>1 = Safe Mode Boot Init table           | Selects between a USER and SAFE table for boot initialization parameters.<br>10 k to GND : USER mode boot<br>10 k to +3.3V: SAFE mode boot |
| HDA_SYNC / GPIO_44                               | 0 = 14.31818 MHz<br>1 = 24 MHz (default)  | Selects the SIO clock to be either 14.31818 MHz or 24 MHz<br>10 k to GND : 14.31818 MHz<br>10 k to +3.3V : 24 MHz                          |
| HDA_RESET#                                       | 0 = MII (default)<br>1 = RGMII  | Selects between the MII and RGMII interface for MCP67 MAC<br>10 k to GND : MII<br>10 k to +3.3V_DUAL : RGMII                               |
| HDA_SDATA_OUT0 (MSB)<br>LPC_FRAME# (LSB)         | 00 = LPC BIOS<br>01 = PCI BIOS<br>10 = SPI BIOS (default)<br>11 = Reserved (SPI BIOS) | Select which bus the BIOS will be executed from<br>8.2 k to GND or<br>8.2 k to +3.3V   |
| SPI_DO / GPIO_9 (MSB)<br>SPI_CLK / GPIO_11 (LSB) | 00 = 31 MHz<br>01 = 42 MHz<br>10 = 25 MHz (default)<br>11 = 1 MHz                     | Selects the clock frequency for the SPI EEPROM<br>8.2 k to GND or<br>8.2 k to +3.3V_DUAL   |

www.sp860.com QQ: 453100829